Best Practices in Designing Rad-Hard SoCs with eFPGA IP Webinar

Best Practices in Designing Rad-Hard SoCs with eFPGA IP Webinar


Designing high-performance SoCs for data acceleration applications that require high levels of security and radiation tolerance is a significant challenge for the defense industry.  These applications require new high-performance SoC design techniques in order to deliver electronics that are protected from malicious threats, supply chain issues and radiation exposure. This webinar will provide a technical discussion on the challenges and best practices involved in designing high-performance eFPGA IP for integration into custom rad-hard SoCs.

You will learn:

  • Challenges and trends in developing rad-hard electronic components
  • New design techniques to develop SoCs for demanding environments
  • Pros and cons of using eFPGA IP in an SoC for accelerating your critical IP functions
  • Best practices to design rad-hard SoCs without significant circuit modification across multiple process technology nodes

Presented by:

placeholder image

Raymond Nijssen, Chief Technologist, Achronix Semiconductor Corporation

Mr. Nijssen has over 20 years of experience in the FPGA and EDA industries in various technical and management positions. Mr. Nijssen joined Achronix as Chief Software Architect to manage the software development group, define the foundations and algorithms of the software system, and architect key aspects of the company’s FPGA architectures. In his current role, he is responsible for the productization of the company’s current products and R&D for new technologies for future products. Mr. Nijssen received his MSEE degree from Eindhoven University of Technology in The Netherlands, and after that followed its postgraduate program studying EDA for VLSI. He holds several patents related to P&R and asynchronous circuit technologies.

placeholder image

Patrice Parris, Chief Technology Officer, VORAGO Technologies

Patrice is Chief Technology Officer for VORAGO and is responsible for the company’s technological vision and the continued development of its groundbreaking and patented HARDSIL® technology. This includes guiding future application for HARDSIL® across foundries, partners and customers. He also represents the company on its Technical Advisory Board (TAB) and is a key spokesperson and thought leader.  He holds Ph.D., S.M. and S.B. degrees in Electrical Engineering and Computer Science from MIT, and S.B. in Physics from MIT.